



**Kemerburgaz University**  
**Istanbul , Turkey**  
**Information Technology department**  
**The project topic is**

**An Analysis of Operating System Behavior on a Simultaneous  
Multithreaded (SMT) Architecture**


Supervisor: Prof. Dr. Hasan Huseyin Balik

Prepared by:Waled Alashheb (IT) No. 163104405

Prepared by:Adhawi Elahiwel (IT) No. 163110470

# Outline

- **Introduction**
- **Simultaneous Multithreading SMT**
- **Related work**
- **SMT Architecture**
- **The fundamentals of Multithreading**
- **On-Chip Multiprocessing**
- **Chip Multiprocessor Limited utilization when only running one thread**
- **Changes for SMT**
- **Advantages and disadvantages of SMT**
- **Conclusion**
- **References**



## Introduction

- **Simultaneous multithreading (SMT)** is a technique for improving the overall efficiency of superscalar CPUs with hardware multithreading. **SMT** permits multiple independent threads of execution to better utilize the resources provided by modern processor architectures.




Figure 1. *Simultaneous multi-threading* adapted from (Haff, 2009).

# Simultaneous Multithreading SMT





Figure 2. SMT multiprocessor

Time (Processor cycle)

Multiprocessor(MP2)



SMT





Figure.3. Multiprocessor and SMT

## Related work

6

28-Mar-17

- Eggers et al., (1997)
- Redstone et al., (2000)
- Ruan et al., (2005)
- Marr et al., (2008)
- Pouyan et al., (2014)
- According to Ruan et al., (2005) empowering SMT on genuine hardware often delivers just slight execution picks up, and can in some cases prompt to execution misfortune. In the uniprocessor case, past reviews show up to have ignored the OS overhead in changing from a uniprocessor portion to a SMT-empowered part


## SMT Architecture

- Base Processor: like out-of-order superscalar processor. [MIPS R10000]
- Changes: With N simultaneous running threads, need N PC and N subroutine return stacks and more than  $N \times 32$  physical registers for register renaming in total.
- Need large register files, longer register access time, pipeline stages are added. SMT Pipeline below explain the SMT architecture.
- Share the cache hierarchy and branch prediction hardware.
- Each cycle: select up to 2 threads and each fetch up to 4 instructions.



Figure.4. SMT Pipeline architecture


Time →



*Figure.5. Chip Multiprocessor Limited utilization when only running one thread*




Time →



*Figure.6. Fine Grained Multithreading Intra-thread dependencies still limit performance*

Time →



*Figure.7. Simultaneous Multithreading Maximum utilization of function units by independent operations.*




Figure.8. Basic Out-of-order Pipeline (Marr, 2008).





Figure.9. *SMT Pipeline adapted from (Marr, 2008).*

## Changes for SMT

- Basic pipeline unchanged.
- Replicated resources (Program counters, Register maps).
- Shared resources (Eggers et al., 1997).
  - 1) (Register file (size increased)).
  - 2) Instruction queue
  - 3) First and second level caches
  - 4) Translation buffers.
  - 5) Branch predictor (Haff, 2009).







Figure.10. Simultaneous Multithreading (SMT) adapted from (Haff, 2009).

## SMT advantages

- Increased throughput w/o adding much cost
- Fast response for multitasking environment (Haff, 2009).
- **SMT** will significantly enhance multistream performance
- Across a wide range of applications (Eggers et al., 1997).
- Without significant hardware cost, and Without major architectural changes (Reinhardt and Mukherjee, 2000).

## SMT disadvantages

- Slower single processor performance (Eggers et al., 1997).
- Can decrease performance if any of the shared resources are bottlenecks for performance.



## ➤ CONCLUSION

- In this presentation , this study of **Simultaneous Multithreading** can be found in screening the collected papers from the electronic databases.
- This study is essential for many of the organizations who have an interest in reaping the best benefits of using **SMT**.
- The main contribution of this is study the impact and the main benefit of using or misusing **SMT** in different type of the organizations or project domains .
- Finally, **Simultaneous Multithreading (SMT)** can significantly increase resource usability and enhance performance improvement. Making those threading elements busy is key to maximize processing efficiency and therefore power efficiency as well as high performance.

28-Mar-17




## References

- [1] Redstone, J. A., Eggers, S. J., & Levy, H. M. (2000). An analysis of operating system behavior on a simultaneous multithreaded architecture. *ACM SIGPLAN Notices*, 35(11), 245-256.
- [2] Ruan, Y., Pai, V. S., Nahum, E., & Tracey, J. M. (2005). Evaluating the impact of simultaneous multithreading on network servers using real hardware. In *ACM SIGMETRICS Performance Evaluation Review* (Vol. 33, No. 1, pp. 315-326). ACM.
- [3] Tuck, N., & Tullsen, D. M. (2003). Initial observations of the simultaneous multithreading Pentium 4 processor. In *Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings. 12th International Conference on* (pp. 26-34). IEEE.
- [4] Mazzucco, P. (2001). Fundamentals of Multithreading.
- [5] Zhang, X. J., Parekh, S. S., Gedik, B., Andrade, H., & Wu, K. L. (2009). Performance modeling of operators in a streaming system. Technical Report RC24945, IBM Research.
- [6] Haff, G. (2009). I/o virtualization's competing forms. CNet News, Oct.
- [7] Haff, G. (2009). Just don't call them private clouds. CNET News, at [http://news.cnet.com/8301-13556\\_3-10150841-61.html](http://news.cnet.com/8301-13556_3-10150841-61.html).
- [8] Tullsen, D. M., Eggers, S. J., Emer, J. S., Levy, H. M., Lo, J. L., & Stamm, R. L. (1996, May). Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In *ACM SIGARCH Computer Architecture News* (Vol. 24, No. 2, pp. 191-202). ACM.
- [9] Reinhardt, S. K., & Mukherjee, S. S. (2000). Transient fault detection via simultaneous multithreading (Vol. 28, No. 2, pp. 25-36). ACM.
- [10] Eggers, S. J., Emer, J. S., Levy, H. M., Lo, J. L., Stamm, R. L., & Tullsen, D. M. (1997). Simultaneous multithreading: A platform for next-generation processors. *IEEE micro*, 17(5), 12-19.

# What is Simultaneous Multithreading

## SMT



<https://www.youtube.com/watch?v=lwTLGuPqseY&t=303s>



***Thank You for Your  
Attention***