

SEN361 Computer Organization Prof. Dr. Hasan Hüseyin BALIK (3<sup>rd</sup> Week)

### Outline

2. Computer System 2.1 A Top-Level View of Computer Function and Interconnection 2.2 Cache Memory **2.3 Internal Memory** 2.4 External Memory 2.5 Input/Output

# 2.2 Cache Memory

+

### 2.2 Outline

Computer Memory System Overview Cache Memory Principles Elements of Cache Design Examples Pentium 4 Cache Organization Arm Cache Organization



## **Key Characteristics of Computer Memory Systems**

Location	Performance
Internal (e.g. processor registers, cache,	Access time
main memory)	Cycle time
External (e.g. optical disks, magnetic disks,	Transfer rate
tapes)	Physical Type
Capacity	Semiconductor
Number of words	Magnetic
Number of bytes	Optical
Unit of Transfer	Magneto-optical
Word	Physical Characteristics
Block	Volatile/nonvolatile
Access Method	Erasable/nonerasable
Sequential	Organization
Direct	Memory modules
Random	
Associative	

Key Characteristics of Computer Memory Systems

## Characteristics of Memory Systems

#### Location

- Refers to whether memory is internal and external to the computer
- Internal memory is often equated with main memory
- Processor requires its own local memory, in the form of registers
- Cache is another form of internal memory
- External memory consists of peripheral storage devices that are accessible to the processor via I/O controllers

#### Capacity

Memory is typically expressed in terms of bytes

#### Unit of transfer

For internal memory the unit of transfer is equal to the number of electrical lines into and out of the memory module

### Method of Accessing Units of Data

# Sequential access

Memory is organized into units of data called records

Access must be made in a specific linear sequence

Access time is variable

Direct access

Involves a shared readwrite mechanism

Individual blocks or records have a unique address based on physical location

Access time is variable

Each addressable location in memory has a unique, physically wiredin addressing mechanism

Random

access

The time to access a given location is independent of the sequence of prior accesses and is constant

Any location can be selected at random and directly addressed and accessed

Main memory and some cache systems are random access Associative

A word is retrieved based on a portion of its contents rather than its address

Each location has its own addressing mechanism and retrieval time is constant independent of location or prior access patterns

Cache memories may employ associative access

### **Capacity and Performance:**

The two most important characteristics of memory

#### Three performance parameters are used:

#### Access time (latency)

- •For random-access memory it is the time it takes to perform a read or write operation
- •For non-random-access memory it is the time it takes to position the read-write mechanism at the desired location

#### Memory cycle time

- •Access time plus any additional time required before second access can commence
- •Additional time may be required for transients to die out on signal lines or to regenerate data if they are read destructively
- •Concerned with the system bus, not the processor

#### Transfer rate

- •The rate at which data can be transferred into or out of a memory unit
- •For random-access memory it is equal to 1/(cycle time)

### Memory

- The most common forms are:
  - Semiconductor memory
  - Magnetic surface memory
  - Optical
  - Magneto-optical
- Several physical characteristics of data storage are important:
  - Volatile memory
    - Information decays naturally or is lost when electrical power is switched off
  - Nonvolatile memory
    - Once recorded, information remains without deterioration until deliberately changed
    - No electrical power is needed to retain information
  - Magnetic-surface memories
    - Are nonvolatile
  - Semiconductor memory
    - May be either volatile or nonvolatile
  - Nonerasable memory
    - Cannot be altered, except by destroying the storage unit
    - Semiconductor memory of this type is known as read-only memory (ROM)

For random-access memory the organization is a key design issue

Organization refers to the physical arrangement of bits to form words



# **Memory Hierarchy**

Design constraints on a computer's memory can be summed up by three questions:

How much, how fast, how expensive

There is a trade-off among capacity, access time, and cost

- Faster access time, greater cost per bit
- Greater capacity, smaller cost per bit
- Greater capacity, slower access time

The way out of the memory dilemma is not to rely on a single memory component or technology, but to employ a memory hierarchy

# + Memory Hierarchy - Diagram






Figure 4.1 The Memory Hierarchy

### **Cache and Main Memory**



(a) Single cache



(b) Three-level cache organization

Figure 4.3 Cache and Main Memory

### **Cache/Main Memory Structure**




Figure 4.4 Cache/Main-Memory Structure





Figure 4.5 Cache Read Operation

### **Typical Cache Organization**

+



#### Figure 4.6 Typical Cache Organization

### **Elements of Cache Design**

#### Cache Addresses

Logical Physical Cache Size Mapping Function Direct

Associative

Set Associative

#### Replacement Algorithm


Least recently used (LRU) First in first out (FIFO) Least frequently used (LFU) Random Write Policy Write through Write back Line Size Number of caches Single or two level Unified or split

## **Cache Addresses**

#### **Virtual Memory**

#### Virtual memory

- Facility that allows programs to address memory from a logical point of view, without regard to the amount of main memory physically available
- When used, the address fields of machine instructions contain virtual addresses
- For reads to and writes from main memory, a hardware memory management unit (MMU) translates each virtual address into a physical address in main memory



## Logical and Physical Caches




Figure 4.7 Logical and Physical Caches

Processor	Туре	Year of Introduction	L1 Cache <sub>a</sub>	L2 cache	L3 Cache	all the
IBM 360/85	Mainframe	1968	16 to 32 kB	—	—	
PDP-11/70	Minicomputer	1975	1 kB	—	—	
VAX 11/780	Minicomputer	1978	16 kB	—	—	10
IBM 3033	Mainframe	1978	64 kB	—	_	
IBM 3090	Mainframe	1985	128 to 256 kB	—	—	
Intel 80486	PC	1989	8 kB	—	—	
Pentium	PC	1993	8 kB/8 kB	256 to 512 KB	—	
PowerPC 601	PC	1993	32 kB	—	—	
PowerPC 620	PC	1996	32 kB/32 kB	_	_	
PowerPC G4	PC/server	1999	32 kB/32 kB	256 KB to 1 MB	2 MB	
IBM S/390 G6	Mainframe	1999	256 kB	8 MB	_	
Pentium 4	PC/server	2000	8 kB/8 kB	256 KB	_	
IBM SP	High-end server/ supercomputer	2000	64 kB/32 kB	8 MB	—	the second
CRAY MTA <sub>b</sub>	Supercomputer	2000	8 kB	2 MB	—	
Itanium	PC/server	2001	16 kB/16 kB	96 KB	4 MB	
Itanium 2	PC/server	2002	32 kB	256 KB	6 MB	
IBM POWER5	High-end server	2003	64 kB	1.9 MB	36 MB	(1) ( ) ( )
CRAY XD-1	Supercomputer	2004	64 kB/64 kB	1MB		
IBM POWER6	PC/server	2007	64 kB/64 kB	4 MB	32 MB	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
IBM z10	Mainframe	2008	64 kB/128 kB	3 MB	24-48 MB	8
Intel Core i7 EE 990	Workstaton/ server	2011	$6 \times 32 \text{ kB}/32 \text{ kB}$	1.5 MB	12 MB	
IBM zEnterprise 196	Mainframe/ Server	2011	24 × 64 kB/ 128 kB	24 × 1.5 MB	24 MB L3 192 MB L4	all there .

Cache Sizes of Some Processors

> <sup>a</sup> Two values separated by a slash refer to instruction and data caches.

<sup>b</sup> Both caches are instruction only; no data caches.

### **Mapping Function**

- Because there are fewer cache lines than main memory blocks, an algorithm is needed for mapping main memory blocks into cache lines
- Three techniques can be used:

#### Direct

- The simplest technique
- Maps each block of main memory into only one possible cache line

#### Associative

- Permits each main memory block to be loaded into any line of the cache
- The cache control logic interprets a memory address simply as a Tag and a Word field
- To determine whether a block is in the cache, the cache control logic must simultaneously examine every line's Tag for a match


#### Set Associative

• A compromise that exhibits the strengths of both the direct and associative approaches while reducing their disadvantages

### Direct

## Mapping

The mapping is expressed as  $i = j \mod lo m$ where  $i = cache \ line \ number$   $j = main \ memory \ block \ number$  $m = number \ of \ lines \ in \ the \ cache$ 



## **Direct Mapping Summary**

- Address length = (s + w) bits
- Number of addressable units = 2<sup>s+w</sup> words or bytes
- Block size = line size = 2<sup>w</sup> words or bytes
- Number of blocks in main memory = 2<sup>s+w</sup>/2<sup>w</sup> = 2<sup>s</sup>
- Number of lines in cache =  $m = 2^r$
- Size of tag = (s r) bits



### **Direct Mapping Cache Organization**




Figure 4.9 Direct-Mapping Cache Organization

### **Victim Cache**

- Originally proposed as an approach to reduce the conflict misses of direct mapped caches without affecting its fast access time
- Fully associative cache
- Typical size is 4 to 16 cache lines
- Residing between direct mapped L1 cache and the next level of memory

## **Associative Mapping Summary**

- Address length = (s + w) bits
- Number of addressable units = 2<sup>s+w</sup> words or bytes
- Block size = line size = 2w words or bytes
- Number of blocks in main memory = 2<sup>s+w</sup>/2<sup>w</sup> = 2<sup>s</sup>
- Number of lines in cache = undetermined
- Size of tag = s bits



### **Fully Associative Cache Organization**




Figure 4.11 Fully Associative Cache Organization

### **Set Associative Mapping**

Compromise that exhibits the strengths of both the direct and associative approaches while reducing their disadvantages

Cache consists of a number of sets

Each set contains a number of lines

A given block maps to any line in a given set

• e.g. 2 lines per set

- 2 way associative mapping
- A given block can be in one of 2 lines in only one set

# Set Associative Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2<sup>s+w</sup> words or bytes
- Block size = line size = 2<sup>w</sup> words or bytes
- Number of blocks in main memory = 2<sup>s+w/</sup>2<sup>w=</sup>2<sup>s</sup>
- Number of lines in set = k
- Number of sets = v = 2<sup>d</sup>
- Number of lines in cache = m=kv = k \* 2<sup>d</sup>
- Size of cache =  $k * 2^{d+w}$  words or bytes
- Size of tag = (s d) bits



#### Mapping From Main Memory to Cache:

*k*-Way Set Associative





Figure 4.13 Mapping From Main Memory to Cache: k-way Set Associative



#### Figure 4.14 k-Way Set Associative Cache Organization

#### Varying Associativity Over Cache Size

+




Figure 4.16 Varying Associativity over Cache Size

### **Replacement Algorithms**



- Once the cache has been filled, when a new block is brought into the cache, one of the existing blocks must be replaced
- For direct mapping there is only one possible line for any particular block and no choice is possible
- For the associative and set-associative techniques a replacement algorithm is needed
- To achieve high speed, an algorithm must be implemented in hardware

# The four most common replacement algorithms are:

#### Least recently used (LRU)

- Most effective
- Replace that block in the set that has been in the cache longest with no reference to it
- Because of its simplicity of implementation, LRU is the most popular replacement algorithm

#### First-in-first-out (FIFO)

- Replace that block in the set that has been in the cache longest
- Easily implemented as a round-robin or circular buffer technique

#### Least frequently used (LFU)

- Replace that block in the set that has experienced the fewest references
- Could be implemented by associating a counter with each line



When a block that is resident in the cache is to be replaced there are two cases to consider:

If the old block in the cache has not been altered then it may be overwritten with a new block without first writing out the old block There are two problems to contend with:

More than one device may have access to main memory

If at least one write operation has been performed on a word in that line of the cache then main memory must be updated by writing the line of cache out to the block of memory before bringing in the new block A more complex problem occurs when multiple processors are attached to the same bus and each processor has its own local cache - if a word is altered in one cache it could conceivably invalidate a word in other caches

## Write Through and Write Back

#### Write through

- Simplest technique
- All write operations are made to main memory as well as to the cache
- The main disadvantage of this technique is that it generates substantial memory traffic and may create a bottleneck

#### Write back

- Minimizes memory writes
- Updates are made only in the cache
- Portions of main memory are invalid and hence accesses by I/O modules can be allowed only through the cache
- This makes for complex circuitry and a potential bottleneck



When a block of data is retrieved and placed in the cache not only the desired word but also some number of adjacent words are retrieved

As the block size increases more useful data are brought into the cache

#### Two specific effects come into play:

- Larger blocks reduce the number of blocks that fit into a cache
- As a block becomes larger each additional word is farther from the requested word

As the block size increases the hit ratio will at first increase because of the principle of locality The hit ratio will begin to decrease as the block becomes bigger and the probability of using the newly fetched information becomes less than the probability of reusing the information that has to be replaced

### **Multilevel Caches**

- As logic density has increased it has become possible to have a cache on the same chip as the processor
- The on-chip cache reduces the processor's external bus activity and speeds up execution time and increases overall system performance
  - When the requested instruction or data is found in the on-chip cache, the bus access is eliminated
  - On-chip cache accesses will complete appreciably faster than would even zero-wait state bus cycles
  - During this period the bus is free to support other transfers
- Two-level cache:
  - Internal cache designated as level 1 (L1)
  - External cache designated as level 2 (L2)
- Potential savings due to the use of an L2 cache depends on the hit rates in both the L1 and L2 caches
- The use of multilevel caches complicates all of the design issues related to caches, including size, replacement algorithm, and write policy

#### Hit Ratio (L1 & L2) For 8 Kbyte and 16 Kbyte L1




Figure 4.17 Total Hit Ratio (L1 and L2) for 8 Kbyte and 16 Kbyte L1

### **Unified Versus Split Caches**

#### Has become common to split cache:

- One dedicated to instructions
- One dedicated to data
- Both exist at the same level, typically as two L1 caches

#### Advantages of unified cache:

- Higher hit rate
  - Balances load of instruction and data fetches automatically
  - Only one cache needs to be designed and implemented
- Trend is toward split caches at the L1 and unified caches for higher levels
- Advantages of split cache:
  - Eliminates cache contention between instruction fetch/decode unit and execution unit
    - Important in pipelining

Problem	Solution	Processor on which Feature First Appears	
External memory slower than the system bus.	Add external cache using faster memory technology.	386	
Increased processor speed results in external bus becoming a bottleneck for cache access.	Move external cache on- chip, operating at the same speed as the processor.	486	
Internal cache is rather small, due to limited space on chip	Add external L2 cache using faster technology than main memory	486	
Contention occurs when both the Instruction Prefetcher and the Execution Unit simultaneously require access to the cache. In that case, the Prefetcher is stalled while the Execution Unit's data access takes place.	Create separate data and instruction caches.	Pentium	Pentium 4 Cache
Increased processor speed results in external bus becoming a bottleneck for L2 cache access.	Create separate back-side bus that runs at higher speed than the main (front-side) external bus. The BSB is dedicated to the L2 cache. Move L2 cache on to the	Pentium Pro Pentium II	
Some applications deal with massive databases and must have rapid access to	processor chip. Add external L3 cache.	Pentium III	
large amounts of data. The on-chip caches are too small.	Move L3 cache on-chip.	Pentium 4	

#### Intel Cache Evolution

### **Pentium 4 Block Diagram**




Figure 4.18 Pentium 4 Block Diagram

### **ARM Cache Features**

Core	Cache Type	Cache Size (kB)	Cache Line Size (words)	Associativity	Location	Write Buffer Size (words)
ARM720T	Unified	8	4	4-way	Logical	8
ARM920T	Split	16/16 D/I	8	64-way	Logical	16
ARM926EJ-S	Split	4-128/4- 128 D/I	8	4-way	Logical	16
ARM1022E	Split	16/16 D/I	8	64-way	Logical	16
ARM1026EJ-S	Split	4-128/4- 128 D/I	8	4-way	Logical	8
Intel StrongARM	Split	16/16 D/I	4	32-way	Logical	32
Intel Xscale	Split	32/32 D/I	8	32-way	Logical	32
ARM1136-JF-S	Split	4-64/4-64 D/I	8	4-way	Physical	32

**ARM Cache Features** 

### **ARM Cache and Write Buffer Organization**




Figure 4.19 ARM Cache and Write Buffer Organization