

# **(Advanced) Computer Architecture**

**Prof. Dr. Hasan Hüseyin BALIK**  
**(9<sup>th</sup> Week)**

# Outline

## 4. The central processing unit

- Processor Structure and Function
- **Reduced Instruction Set Computers (RISCs)**
- Instruction-Level Parallelism and Superscalar Processors
- Control Unit Operation and Microprogrammed Control



+  
4.2 Reduced Instruction Set  
Computers (RISCs)

## 4.2 Outline

- Instruction Execution Characteristics
- The Use of a Large Register File
- Compiler-Based Register Optimization
- Reduced Instruction Set Architecture
- RISC Pipelining
- MIPS R4000
- SPARC
- Processor Organization for Pipelining
- CISC, RISC, and Contemporary Systems

# Characteristics of Some CISCs, RISCs, and Superscalar Processors (1 of 2)

	Complex Instruction Set (CISC) Computer			Reduced Instruction Set (RISC) Computer	
Characteristic	IBM 370/168	VAX 11/780	Intel 80486	SPARC	MIPS R4000
Year developed	1973	1978	1989	1987	1991
Number of instructions	208	303	235	69	94
Instruction size (bytes)	2–6	2–57	1–11	4	4
Addressing modes	4	22	11	1	1
Number of general-purpose registers	16	16	8	40–520	32
Control memory size (kbits)	420	480	246	–	–
Cache size (kB)	64	64	8	32	128

# Characteristics of Some CISCs, RISCs, and Superscalar Processors (2 of 2)

Characteristic	Superscalar		
	PowerPC	Ultra SPARC	MIPS R10000
Year developed	1993	1996	1996
Number of instructions	225		
Instruction size (bytes)	4	4	4
Addressing modes	2	1	1
Number of general-purpose registers	32	40–520	32
Control memory size (kbits)	–	–	–
Cache size (kB)	16–32	32	64

# Instruction Execution Characteristics

## High-level languages (HLLs)


- Allow the programmer to express algorithms more concisely
- Allow the compiler to take care of details that are not important in the programmer's expression of algorithms
- Often support naturally the use of structured programming and/or object-oriented design

## Execution sequencing

- Determines the control and pipeline organization

## Operands used

- The types of operands and the frequency of their use determine the memory organization for storing them and the addressing modes for accessing them



## Semantic gap

- The difference between the operations provided in HLLs and those provided in computer architecture

## Operations performed

- Determine the functions to be performed by the processor and its interaction with memory

# Weighted Relative Dynamic Frequency of HLL Operations

	Dynamic Occurrence		Machine-Instruction Weighted		Memory-Reference Weighted	
	Pascal	C	Pascal	C	Pascal	C
<b>ASSIGN</b>	45%	38%	13%	13%	14%	15%
<b>LOOP</b>	5%	3%	42%	32%	33%	26%
<b>CALL</b>	15%	12%	31%	33%	44%	45%
<b>IF</b>	29%	43%	11%	21%	7%	13%
<b>GOTO</b>	–	3%	–	–	–	–
<b>OTHER</b>	6%	1%	3%	1%	2%	1%

The programming languages C and Pascal compiled on the VAX, PDP-11, and Motorola 68000 to determine the average number of machine instructions and memory references per statement type.



# Dynamic Percentage of Operands

	<b>Pascal</b>	<b>C</b>	<b>Average</b>
<b>Integer constant</b>	16%	23%	20%
<b>Scalar variable</b>	58%	53%	55%
<b>Array/Structure</b>	26%	24%	25%

# Procedure Arguments and Local Scalar Variables

Percentage of Executed Procedure Calls With	Compiler, Interpreter, and Typesetter	Small Nonnumeric Programs
> 3 arguments	0–7%	0–5%
> 5 arguments	0–3%	0%
> 8 words of arguments and local scalars	1–20%	0–6%
> 12 words of arguments and local scalars	1–6%	0–3%

# Implications

- HLLs can best be supported by optimizing performance of the most time-consuming features of typical HLL programs
- Three elements characterize RISC architectures:
  - Use a large number of registers or use a compiler to optimize register usage
  - Careful attention needs to be paid to the design of instruction pipelines
  - Instructions should have predictable costs and be consistent with a high-performance implementation

# The Use of a Large Register File

## Software Solution

- Requires compiler to allocate registers
- Allocates based on most used variables in a given time
- Requires sophisticated program analysis

## Hardware Solution

- More registers
- Thus more variables will be in registers

# Global Variables

- Variables declared as global in an HLL can be assigned memory locations by the compiler and all machine instructions that reference these variables will use memory reference operands
  - However, for frequently accessed global variables this scheme is inefficient
- Alternative is to incorporate a set of global registers in the processor
  - These registers would be fixed in number and available to all procedures
  - A unified numbering scheme can be used to simplify the instruction format
- There is an increased hardware burden to accommodate the split in register addressing
- In addition, the linker must decide which global variables should be assigned to registers

# Characteristics of Large-Register-File and Cache Organizations

Large Register File	Cache
All local scalars	Recently-used local scalars
Individual variables	Blocks of memory
Compiler-assigned global variables	Recently-used global variables
Save/Restore based on procedure nesting depth	Save/Restore based on cache replacement algorithm
Register addressing	Memory addressing
Multiple operands addressed and accessed in one cycle	One operand addressed and accessed per cycle

# Why CISC ?

## (Complex Instruction Set Computer)

- There is a trend to richer instruction sets which include a larger and more complex number of instructions
- Two principal reasons for this trend:
  - A desire to simplify compilers
  - A desire to improve performance
- There are two advantages to smaller programs:
  - The program takes up less memory
  - Should improve performance
    - Fewer instructions means fewer instruction bytes to be fetched
    - In a paging environment smaller programs occupy fewer pages, reducing page faults
    - More instructions fit in cache(s)

# Characteristics of Reduced Instruction Set Architectures (1 of 2)

One machine instruction per machine cycle

- *Machine cycle* --- the time it takes to fetch two operands from registers, perform an ALU operation, and store the result in a register

Register-to-register operations

- Only simple LOAD and STORE operations accessing memory
- This simplifies the instruction set and therefore the control unit

Simple addressing modes

- Simplifies the instruction set and the control unit

Simple instruction formats

- Generally only one or a few formats are used
- Instruction length is fixed and aligned on word boundaries
- Opcode decoding and register operand accessing can occur simultaneously



# Characteristics of Reduced Instruction Set Architectures (2 of 2)

## “Circumstantial Evidence”

- More effective optimizing compilers can be developed
  - With more primitive instructions, there are more opportunities for moving functions out of loops, reorganizing code for efficiency and maximizing register utilization
  - It is even possible to compute parts of complex instructions at compile time
- Most instructions generated by a compiler are relatively simple anyway
  - It would seem reasonable that a control unit built specifically for those instructions and using little or no microcode could execute them faster than a comparable CISC
- RISC researchers feel that the instruction pipelining technique can be applied much more effectively with a reduced instruction set
- RISC processors are more responsive to interrupts because interrupts are checked between rather elementary operations
  - Architectures with complex instructions either restrict interrupts to instruction boundaries or must refine specific interruptible points and implement mechanisms for restarting an instruction

# Two Comparisons of Register-to-Register and Memory-to-Memory Approaches

Add	B	C	A

Memory to memory

I = 56, D = 96, M = 152

Load	RB	B	
Load	RC	B	
Add	R A	RB	RC
Store	R A	A	

Register to memory

I = 104, D = 96, M = 200

(a)  $A \leftarrow B + C$

Add	B	C	A
Add	A	C	B
Sub	B	D	D

Memory to memory

I = 168, D = 288, M = 456

Add	RA	RB	RC
Add	RB	RA	RC
Sub	RD	RD	RB

Register to register

I = 60, D = 0, M = 60

(b)  $A \leftarrow B + C$ ;  $B \leftarrow A + C$ ;  $D \leftarrow D - B$

I = number of bytes occupied by executed instructions

D = number of bytes occupied by data

M = total memory traffic = I + D

# Characteristics of Some Processors

Processor	Number of instruction sizes	Max instruction size in bytes	Number of addressing Modes	Indirect addressing	Load/store combined with arithmetic	Max number of memory operands	Unaligned addressing Allowed	Max number of MMU uses	Number of bits for integer register specifier	Number of bits for FP register specifier
AMD29000	1	4	1	no	no	1	no	1	8	3 <sup>a</sup>
MIPS R2000	1	4	1	no	no	1	no	1	5	4
SPARC	1	4	2	no	no	1	no	1	5	4
MC88000	1	4	3	no	no	1	no	1	5	4
HP PA	1	4	10 <sup>a</sup>	no	no	1	no	1	5	4
IBM RT/PC	2 <sup>a</sup>	4	1	no	no	1	no	1	4 <sup>a</sup>	3 <sup>a</sup>
IBM RS/6000	1	4	4	no	no	1	yes	1	5	5
Intel i860	1	4	4	no	no	1	no	1	5	4
IBM 3090	4	8	2 <sup>b</sup>	no <sup>b</sup>	yes	2	yes	4	4	2
Intel 80486	12	12	15	no <sup>b</sup>	yes	2	yes	4	3	3
NSC 32016	21	21	23	yes	yes	2	yes	4	3	3
MC68040	11	22	44	yes	yes	2	yes	8	4	3
VAX	56	56	22	yes	yes	6	yes	24	4	0
Clipper	4 <sup>a</sup>	8 <sup>a</sup>	9 <sup>a</sup>	no	no	1	0	2	4 <sup>a</sup>	3 <sup>a</sup>
Intel 80960	2 <sup>a</sup>	8 <sup>a</sup>	9 <sup>a</sup>	no	no	1	yes <sup>a</sup>	–	5	3 <sup>a</sup>

a RISC that does not conform to this characteristic

b CISC that does not conform to this characteristic

# The Effects of Pipelining

Load	$rA \leftarrow M$	I	E	D											
Load	$rB \leftarrow M$				I	E	D								
Add	$rC \leftarrow rA + rB$							I	E						
Store	$M \leftarrow rC$									I	E	D			
Branch	X												I	E	

(a) Sequential execution

Load	$rA \leftarrow M$	I	E	D											
Load	$rB \leftarrow M$		I		E	D									
Add	$rC \leftarrow rA + rB$				I		E								
Store	$M \leftarrow rC$						I	E	D						
Branch	X							I		E					
NOOP											I	E			

(b) Two-stage pipelined timing

Load	$rA \leftarrow M$	I	E	D											
Load	$rB \leftarrow M$		I	E	D										
NOOP				I	E										
Add	$rC \leftarrow rA + rB$				I	E									
Store	$M \leftarrow rC$					I	E	D							
Branch	X						I	E							
NOOP								I	E						

(c) Three-stage pipelined timing

Load	$rA \leftarrow M$	I	E <sub>1</sub>	E <sub>2</sub>	D										
Load	$rB \leftarrow M$		I	E <sub>1</sub>	E <sub>2</sub>	D									
NOOP				I	E <sub>1</sub>	E <sub>2</sub>									
NOOP					I	E <sub>1</sub>	E <sub>2</sub>								
Add	$rC \leftarrow rA + rB$				I	E <sub>1</sub>	E <sub>2</sub>								
Store	$M \leftarrow rC$					I	E <sub>1</sub>	E <sub>2</sub>	D						
Branch	X						I	E <sub>1</sub>	E <sub>2</sub>						
NOOP								I	E <sub>1</sub>	E <sub>2</sub>					
NOOP									I	E <sub>1</sub>	E <sub>2</sub>				

(d) Four-stage pipelined timing

# Optimization of Pipelining

- Delayed branch
  - Does not take effect until after execution of following instruction
  - This following instruction is the delay slot
- Delayed Load
  - Register to be target is locked by processor
  - Continue execution of instruction stream until register required
  - Idle until load is complete
  - Re-arranging instructions can allow useful work while loading
- Loop Unrolling
  - Replicate body of loop a number of times
  - Iterate loop fewer times
  - Reduces loop overhead
  - Increases instruction parallelism
  - Improved register, data cache, or TLB locality

# MIPS R4000

One of the first commercially available RISC chip sets was developed by MIPS Technology Inc.

Inspired by an experimental system developed at Stanford

Has substantially the same architecture and instruction set of the earlier MIPS designs (R2000 and R3000)


Uses 64 bits for all internal and external data paths and for addresses, registers, and the ALU

Is partitioned into two sections, one containing the CPU and the other containing a coprocessor for memory management

Supports thirty-two 64-bit registers

Provides for up to 128 Kbytes of high-speed cache, half each for instructions and data

# MIPS Instruction Formats



Operation	Operation code
rs	Source register specifier
rt	Source/destination register specifier
Immediate	Immediate, branch, or address displacement
Target	Jump target address
rd	Destination register specifier
Shift	Shift amount
Function	ALU/shift function specifier

# Instruction Pipeline

- With its simplified instruction architecture, the MIPS can achieve very efficient pipelining
- The initial experimental RISC systems and the first generation of commercial RISC processors achieve execution speeds that approach one instruction per system clock cycle
- To improve on this performance, two classes of processors have evolved to offer execution of multiple instructions per clock cycle
  - Superscalar architecture
    - Replicates each of the pipeline stages so that two or more instructions at the same stage of the pipeline can be processed simultaneously
    - Limitations are: dependencies between instructions in different pipelines can slow down the system, and, overhead logic is required to coordinate these dependencies
  - Super-pipelined architecture
    - Makes use of more, and more fine-grained, pipeline stages
    - With more stages, more instructions can be in the pipeline at the same time, increasing parallelism
    - Limitation: there is overhead associated with transferring instructions from one stage to the next



# R4000 Pipeline Stages





- Instruction fetch first half
  - Virtual address is presented to the instruction cache and the translation lookaside buffer
- Instruction fetch second half
  - Instruction cache outputs the instruction and the TLB generates the physical address
- Register file
  - One of three activities can occur:
    - Instruction is decoded and check made for interlock conditions
    - Instruction cache tag check is made
    - Operands are fetched from the register file
- Tag check
  - Cache tag checks are performed for loads and stores
- Instruction execute
  - One of three activities can occur:
    - If register-to-register operation the ALU performs the operation
    - If a load or store the data virtual address is calculated
    - If branch the branch target virtual address is calculated and branch operations checked
- Data cache first
  - Virtual address is presented to the data cache and TLB
- Data cache second
  - The TLB generates the physical address and the data cache outputs the data
- Write back
  - Instruction result is written back to register file

# SPARC


## Scalable Processor Architecture

- Architecture defined by Sun Microsystems
- Sun licenses the architecture to other vendors to produce SPARC-compatible machines
- Inspired by the Berkeley RISC 1 machine, and its instruction set and register organization is based closely on the Berkeley RISC model

# SPARC Instruction Formats



# Pipeline Organization with Buffers and Pre-Decoding



# Processor Organization for Pipelining

- Three more features to enhance performance are:
  - Multiple reservation stations
  - Forwarding
  - Reorder buffer
- The process of dispatching an instruction to a functional unit proceeds in two parts:
  - Issue from ID to reservation station
  - Dispatch from reservation station to FU
- The reservation station is also referred to as an *instruction window*
- Data forwarding addresses the problem of read-after-write (RAW) delays due to WB delays
  - As with the store buffer, data forwarding makes data available as soon as it is created
  - The forwarded data becomes input to the reservation stations, going to an operand field
- The reorder buffer supports out-of-order execution (OoOE)
  - OoOE is an approach to processing that allows instructions for high-performance microprocessors to begin execution as soon as their operands are ready
  - The goal of OoO processing is to allow the processor to avoid a class of stalls that occur when the data needed to perform an operation are unavailable

# Pipeline Organization with Forwarding, Reorder Buffer, and Multiple Reservation Stations

