

## (Advanced) Computer Architechture

Prof. Dr. Hasan Hüseyin BALIK ( $14^{\text {th }}$ Week)

## Outline

6. Number Systems
-Computer Arithmetic

### 6.1 Computer Arithmetic

### 6.1 Outline

- The Arithmetic and Logic Unit
- Integer Representation
- Integer Arithmetic
- Floating-Point Representation
- Floating-Point Arithmetic


## Arithmetic \& Logic Unit (ALU)

- Part of the computer that actually performs arithmetic and logical operations on data
- All of the other elements of the computer system are there mainly to bring data into the ALU for it to process and then to take the results back out
- Based on the use of simple digital logic devices that can store binary digits and perform simple Boolean logic operations


## ALU Inputs and Outputs



## Integer Representation

- In the binary number system arbitrary numbers can be represented with:
- The digits zero and one
- The minus sign (for negative numbers)
- The period, or radix point (for numbers with a fractional component)
- For purposes of computer storage and processing we do not have the benefit of special symbols for the minus sign and radix point
- Only binary digits $(0,1)$ may be used to represent numbers


## Sign-Magnitude Representation

There are several alternative conventions used to represent negative as well as positive integers
-All of these alternatives involve treating the most significant (leftmost) bit in the word as a sign bit
-If the sign bit is 0 the number is positive -If the sign bit is 1 the number is negative

Sign-magnitude representation is the simplest form that employs a sign bit

## Drawbacks:

- Addition and subtraction require a consideration of both the signs of the numbers and their relative magnitudes to carry out the required operation -There are two representations of 0


## Because of these drawbacks,

 sign-magnitude representation is rarely used in implementing the integer portion of the $A L U$
## Characteristics of Twos Complement Representation and Arithmetic

| Range | $-2^{n-1}$ through $2^{n-1}-1$ |
| :--- | :--- |
| Number of Representations <br> of Zero | One |
| Negation | Take the Boolean complement of each bit of the corresponding <br> positive number, then add 1 to the resulting bit pattern viewed <br> as an unsigned integer. |
| Expansion of Bit Length | Add additional bit positions to the left and fill in with the value <br> of the original sign bit. |
| Overflow Rule | If two numbers with the same sign (both positive or both nega- <br> tive) are added, then overflow occurs if and only if the result has <br> the opposite sign. |
| Subtraction Rule | To subtract $B$ from $A$, take the twos complement of $B$ and add <br> it to $A$. |

## Alternative Representations for 4-Bit Integers

| Decimal <br> Representation | Sign-Magnitude <br> Representation | Twos Complement <br> Representation | Biased <br> Representation |
| :---: | :---: | :---: | :---: |
| +8 | - | - | 1111 |
| +7 | 0111 | 0111 | 1110 |
| +6 | 0110 | 0110 | 1101 |
| +5 | 0101 | 0101 | 1100 |
| +4 | 0100 | 0100 | 1011 |
| +3 | 0011 | 0011 | 1010 |
| +2 | 0010 | 0010 | 1001 |
| +1 | 0001 | 0001 | 1000 |
| -0 | 0000 | 0000 | 0111 |
| +0 | 1000 | - | - |
| -1 | 1001 | 1111 | 0110 |
| -2 | 1010 | 1110 | 0101 |
| -3 | 1011 | 1101 | 0100 |
| -4 | 1100 | 1100 | 0011 |
| -5 | 1101 | 1011 | 0010 |
| -6 | 1110 | 1010 | 0001 |
| -7 | 1111 | 1001 | 0000 |
| -8 | - | 1000 | - |

# Use of a Value Box for Conversion between Twos Complement Binary and Decimal 

| -128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |

(a) An eight-position two's complement value box

| -128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| -128 | $+2+1=-125$ |  |  |  |  |  |  |

(b) Convert binary 10000011 to decimal

| -128 | 64 |  |  |  |  |  |  |  |  |  |  |
| ---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 32 |  |  |  |  |  |  |  |  |  |  |
| 1 | 0 |  |  |  |  |  |  |  |  |  |  |
| 0 |  |  |  |  |  |  | 16 | 8 | 4 | 2 | 1 |
| -128 | +8 |  |  |  |  |  |  |  |  |  |  |
| -128 | 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 |  |  |  |  |  |  |  |  |  |  |

(c) Convert decimal -120 to binary

## Range Extension

- Range of numbers that can be expressed is extended by increasing the bit length
- In sign-magnitude notation this is accomplished by moving the sign bit to the new leftmost position and fill in with zeros
- This procedure will not work for twos complement negative integers
- Rule is to move the sign bit to the new leftmost position and fill in with copies of the sign bit
- For positive numbers, fill in with zeros, and for negative numbers, fill in with ones
- This is called sign extension


## Fixed-Point Representation

The radix point (binary point) is fixed and assumed
to be to the right of the rightmost digit

Programmer can use the same representation for binary fractions by scaling the numbers so that the binary point is implicitly positioned at some other location

## Negation

- Twos complement operation
- Take the Boolean complement of each bit of the integer (including the sign bit)
- Treating the result as an unsigned binary integer, add 1

$$
+18=00010010 \text { (twos complement) }
$$

bitwise complement = 11101101

$$
\frac{+\quad 1}{11101110}=-18
$$

- The negative of the negative of that number is itself:

$$
-18=11101110 \text { (twos complement) }
$$

bitwise complement $=00010001$

$$
\frac{+\quad 1}{00010010}=+18
$$

## Negation Special Case 1

$$
0=00000000 \text { (twos complement) }
$$

Bitwise complement $=11111111$
Add 1 to LSB
Result


Overflow is ignored, so:
$-0=0$

## Negation Special Case 2

$$
-128=10000000 \text { (twos complement) }
$$

Bitwise complement $=01111111$
Add 1 to LSB
Result


10000000
So:
$-(-128)=-128 \quad X$
Monitor MSB (sign bit)
It should change during negation

## Addition of Numbers in Twos Complement Representation

| $\begin{aligned} 1001 & =-7 \\ +0101 & =5 \\ 1110 & =-2 \end{aligned}$ | $\begin{array}{rlr} 1100 & = & -4 \\ +0100 & = & 4 \\ 10000 & = & 0 \end{array}$ |
| :---: | :---: |
| (a) $(-7)+(+5)$ | (b) $(-4)+(+4)$ |
| $\begin{aligned} 0011 & =3 \\ +\underline{0100} & =4 \\ 0111 & =7 \end{aligned}$ | $\begin{aligned} 1100 & =-4 \\ +1111 & =-1 \\ 11011 & =-5 \end{aligned}$ |
| (c) $(+3)+(+4)$ | (d) $(-4)+(-1)$ |
| $\begin{aligned} 0101 & =5 \\ +\frac{0100}{1001} & =4 \\ & =\text { Overflow } \end{aligned}$ | $\begin{aligned} 1001 & =-7 \\ +1010 & =-6 \\ 10011 & =\text { Overflow } \end{aligned}$ |
| (e) $(+5)+(+4)$ | (f) $(-7)+(-6)$ |

## Overflow Rule

If two numbers are added, and they are both positive or both negative, then overflow occurs if and only if the result has the opposite sign.

## Subtraction Rule

To subtract one number (subtrahend) from another (minuend), take the twos complement (negation) of the subtrahend and add it to the minuend.

## Subtraction of Numbers in Twos Complement Representation ( $\mathbf{M} \mathbf{- S}$ )

| $\begin{aligned} 0010 & =2 \\ +1001 & =-7 \\ \hline 1011 & =-5 \end{aligned}$ | $\begin{aligned} 0101 & =5 \\ +1110 & =-2 \\ 10011 & =3 \end{aligned}$ |
| :---: | :---: |
| $\text { (a) } \begin{aligned} \mathrm{M}=2 & =0010 \\ \mathrm{~S} & =7=0111 \\ -\mathrm{S} & =1001 \end{aligned}$ | (b) $\begin{aligned} \mathrm{M} & =5=0101 \\ \mathrm{~S} & =2=0010 \\ -\mathrm{S} & =\end{aligned}$ |
| $\begin{aligned} 1011 & =-5 \\ +1110 & =-2 \\ 11001 & =-7 \end{aligned}$ | $\begin{aligned} 0101 & =5 \\ +0010 & =2 \\ \underline{0111} & =7 \end{aligned}$ |
| $\text { (c) } \begin{aligned} & \mathrm{M}=-5=1011 \\ & \mathrm{~S}=2=0010 \\ &-\mathrm{S}= 1110 \end{aligned}$ | (d) $\begin{aligned} \mathrm{M} & =5=0101 \\ \mathrm{~S} & =-2=1110 \\ -\mathrm{S} & = \\ & 0010\end{aligned}$ |
| $\begin{aligned} 0111 & =7 \\ +0111 & =7 \\ 1110 & =\text { Overflow } \end{aligned}$ | $\begin{aligned} 1010 & =-6 \\ +1100 & =-4 \\ 10110 & =\text { Overflow } \end{aligned}$ |
| (e) $\begin{aligned} M & =7=0111 \\ S & =-7=1001 \\ -S & =\end{aligned}$ | (f) $\begin{aligned} \mathrm{M} & =-6=1010 \\ \mathrm{~S} & =4=0100 \\ -S & = \\ & 1100\end{aligned}$ |

## Geometric Depiction of Twos Complement Integers


(a) 4-bit numbers

(b) $n$-bit numbers

## Block Diagram of Hardware for Addition and Subtraction



$$
\begin{aligned}
& \mathrm{OF}=\text { overflow bit } \\
& \mathrm{SW}=\text { Switch (select addition or subtraction) }
\end{aligned}
$$

## Multiplication of Unsigned Binary Integers

$$
\begin{aligned}
& 1011 \\
& \times 1101 \\
& 1011 \\
& 0000 \\
& 1011 \\
& \frac{1011}{10001111} \\
& \text { Partial products } \\
& \text { Product (143) }
\end{aligned}
$$

## Hardware Implementation of Unsigned Binary Multiplication


(a) Block Diagram

| C | $\begin{gathered} A \\ 0000 \end{gathered}$ | $\begin{gathered} \mathrm{Q} \\ 1101 \end{gathered}$ | $\begin{gathered} \mathrm{M} \\ 1011 \end{gathered}$ | Initial Values |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1011 | 1101 | 1011 | Add $\}$ First |
| 0 | 0101 | 1110 | 1011 | Shift $\}$ Cycle |
| 0 | 0010 | 1111 | 1011 | Shift $\} \begin{aligned} & \text { Second } \\ & \text { Cycle }\end{aligned}$ |
| 0 | 1101 | 1111 | 1011 | Add $\}$ Third |
| 0 | 0110 | 1111 | 1011 | Shift $\}$ Cycle |
| 1 | 0001 | 1111 | 1011 | Add $\}$ Fourth |
| 0 | 1000 | 1111 | 1011 | Shift $\}$ Cycle |

(b) Example from Figure 9.7 (product in A, Q)

## Flowchart for Unsigned Binary Multiplication



## Multiplication of Two Unsigned 4-Bit Integers Yielding an 8-Bit Result

| 1011 |  |  |  |
| ---: | ---: | ---: | ---: |
| $\frac{1101}{00001011}$ | 1011 | 1 | $2^{0}$ |
| 00000000 | 1011 | 0 | $2^{1}$ |
| 00101100 | 1011 | 1 | $2^{2}$ |
| $\frac{01011000}{10001111}$ | 1011 | 1 | $2^{3}$ |

## Comparison of Multiplication of Unsigned and Twos Complement Integers


(a) Unsigned integers
(b) Twos complement integers

## Booth's Algorithm for Twos Complement

 Multiplication

## Example of Booth's Algorithm (7×3)



## Examples Using Booth's Algorithm

| 0111 |  | 0111 |  |
| :---: | :---: | :---: | :---: |
| 0011 | (0) | 1101 | (0) |
| 11111001 | 1-0 | 11111001 | 1-0 |
| 0000000 | 1-1 | 0000111 | 0-1 |
| 000111 | 0-1 | 111001 | 1-0 |
| 00010101 | (21) | 11101011 | (-21) |
| (a) (7) | $(3)=(21)$ | (b) (7) | $(-3)=(-21)$ |
| 1001 |  | 1001 |  |
| 0011 | (0) | 1101 | (0) |
| 00000111 | 1-0 | 00000111 | 1-0 |
| 0000000 | 1-1 | 1111001 | 0-1 |
| 111001 | 0-1 | 000111 | 1-0 |
| 11101011 | (-21) | 00010101 | (21) |
| (c) (-7) | $(3)=(-21)$ | (d) (-7) | $(-3)=(21)$ |

## Example of Division of Unsigned Binary <br> Integers



## Flowchart for Unsigned Binary Division



## Example of Restoring Twos Complement Division (7/3)

| A | Q |  |
| :---: | :---: | :---: |
| 0000 | 0111 | Initial value |
| $\begin{aligned} & 0000 \\ & 1101 \\ & \hline 1101 \\ & 0000 \end{aligned}$ | $\begin{aligned} & 1110 \\ & 1110 \end{aligned}$ | ```Shift Use twos complement of 0011 for subtraction Subtract Restore, set Q Q = 0``` |
| $\begin{aligned} & 0001 \\ & 1101 \\ & \hline 1110 \\ & 0001 \end{aligned}$ | $\begin{aligned} & 1100 \\ & 1100 \end{aligned}$ | ```Shift Subtract Restore, set Q Q = 0``` |
| $\begin{aligned} & 0011 \\ & 1101 \\ & \hline 0000 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1001 \end{aligned}$ | Shift <br> Subtract, set $Q_{0}=1$ |
| $\begin{aligned} & 0001 \\ & 1101 \\ & \hline 1110 \\ & 0001 \end{aligned}$ | 0010 | ```Shift Subtract Restore, set Q Q = 0``` |

## Floating-Point Representation

## Principles

- With a fixed-point notation it is possible to represent a range of positive and negative integers centered on or near 0
- By assuming a fixed binary or radix point, this format allows the representation of numbers with a fractional component as well
- Limitations:
- Very large numbers cannot be represented nor can very small fractions
- The fractional part of the quotient in a division of two large numbers could be lost


## Typical 32-Bit Floating-Point Format


(a) Format

| $1.1010001 \times 2^{10100}=$ | $01001001110100010000000000000000=1.6328125 \times 2^{20}$ |
| ---: | ---: | ---: |
| $-1.1010001 \times 2^{10100}=11001001110100010000000000000000=-1.6328125 \times 2^{20}$ |  |
| $1.1010001 \times 2^{-10100}=0011010111010001000000000000000=1.6328125 \times 2^{-20}$ |  |
| $-1.1010001 \times 2^{-10100}=10110101110100010000000000000000=-1.6328125 \times 2^{-20}$ |  |

(b) Examples

## Floating-Point <br> Significand

- The final portion of the word
- Any floating-point number can be expressed in many ways

The following are equivalent, where the significand is expressed in binary form:

$$
\begin{array}{r}
0.110 * 2^{5} \\
110 * 2^{2} \\
0.0110 * 2^{6}
\end{array}
$$

- Normal number
- The most significant digit of the significand is nonzero


## Expressible Numbers in Typical 32-Bit Formats


(a) Twos Complement Integers

(b) Floating-Point Numbers

## Density of Floating-Point Numbers



## IEEE Standard 754

Most important floating-point representation is defined

Standard was developed to facilitate the portability of programs from one processor to another and to encourage the development of sophisticated, numerically oriented programs

IEEE 754-2008 covers both binary and decimal floatingpoint representations

Standard has been widely adopted and is used on virtually all contemporary processors and arithmetic coprocessors

## IEEE 754-2008

- Defines the following different types of floating-point formats:
- Arithmetic format
- All the mandatory operations defined by the standard are supported by the format. The format may be used to represent floating-point operands or results for the operations described in the standard.
- Basic format
- This format covers five floating-point representations, three binary and two decimal, whose encodings are specified by the standard, and which can be used for arithmetic. At least one of the basic formats is implemented in any conforming implementation.
- Interchange format
- A fully specified, fixed-length binary encoding that allows data interchange between different platforms and that can be used for storage.


## IEEE 754 Formats


(a) binary 32 format

(c) binary 128 format

## IEEE 754 Format Parameters

| Parameter | Format |  |  |
| :---: | :---: | :---: | :---: |
|  | Binary32 | Binary64 | Binary128 |
| Storage width (bits) | 32 | 64 | 128 |
| Exponent width (bits) | 8 | 11 | 15 |
| Exponent bias | 127 | 1023 | 16383 |
| Maximum exponent | 127 | 1023 | 16383 |
| Minimum exponent | -126 | -1022 | -16382 |
| Approx normal number range (base 10) | $10^{-38}, 10^{+38}$ | $10^{-308}, 10^{+308}$ | $10^{-4932}, 10^{+4932}$ |
| Trailing significand width (bits)* | 23 | 52 | 112 |
| Number of exponents | 254 | 2046 | 32766 |
| Number of fractions | $2^{23}$ | 252 | $2^{112}$ |
| Number of values | $1.98 \times 2^{31}$ | $1.99 \times 2^{63}$ | $1.99 \times 2^{128}$ |
| Smallest positive normal number | $2^{-126}$ | $2^{-1022}$ | $2^{-16362}$ |
| Largest positive normal number | $2^{128}-2^{104}$ | $2^{1024}-2^{971}$ | $2^{16384}-2^{16271}$ |
| Smallest subnormal magnitude | $2^{-149}$ | $2^{-1074}$ | $2^{-16494}$ |

Note: * not including implied bit and not including sign bit.

## Additional Formats

## Extended Precision Formats

- Provide additional bits in the exponent (extended range) and in the significand (extended precision)
- Lessens the chance of a final result that has been contaminated by excessive roundoff error
- Lessens the chance of an intermediate overflow aborting a computation whose final result would have been representable in a basic format
- Affords some of the benefits of a larger basic format without incurring the time penalty usually associated with higher precision


## Extendable Precision Format

- Precision and range are defined under user control
- May be used for intermediate calculations but the standard places no constraint or format or length


## IEEE Formats

| F Format | Format Type |  |  |
| :--- | :---: | :---: | :---: |
|  | Arithmetic Format | Basic Format | Interchange Format |
| binary16 |  |  | X |
| binary32 | X | X | X |
| binary64 | X | X | X |
| binary128 | X | X | X |
| binary\{k\} <br> $(k=n \times 32$ for $\boldsymbol{n}>4)$ | X | X | X |
| decimal64 | X | X | X |
| decimal128 | X | X |  |
| decimal $\{k\}$ <br> $(k=n \times 32$ for $n>4)$ | X |  | X |
| extended precision |  |  |  |
| extendable precision |  |  |  |

## Interpretation of IEEE 754 Floating-Point Numbers (1 of 3)

|  | Sign | Biased Exponent | Fraction | Value |
| :--- | :---: | :---: | :---: | :---: |
| positive zero | 0 | 0 | 0 | 0 |
| negative zero | 1 | 0 | 0 | -0 |
| plus infinity | 0 | all 1 s | 0 | $\infty$ |
| minus infinity | 1 | all 1 s | 0 | $-\infty$ |
| quiet NaN | 0 or 1 | all 1 s | $\neq 0 ;$ first bit $=1$ | qNaN |
| signaling NaN | 0 or 1 | all 1 s | $\neq 0 ;$ first bit $=0$ | sNaN |
| positive normal nonzero | 0 | $0<\mathrm{e}<225$ | f | $2^{e-127}(1 . \mathrm{f})$ |
| negative normal nonzero | 1 | $0<\mathrm{e}<225$ | f | $-2^{e-127}(1 . \mathrm{f})$ |
| positive subnormal | 0 | 0 | $\mathrm{f} \neq 0$ | $2^{e-126}(0 . \mathrm{f})$ |
| negative subnormal | 1 | 0 | $\mathrm{f} \neq 0$ | $-2^{e-126}(0 . \mathrm{f})$ |

(a) binary32 format

## Interpretation of IEEE 754 Floating-Point Numbers (2 of 3)

|  | Sign | Biased Exponent | Fraction | Value |
| :---: | :---: | :---: | :---: | :---: |
| positive zero | 0 | 0 | 0 | 0 |
| negative zero | 1 | 0 | 0 | -0 |
| plus infinity | 0 | all 1 s | 0 | $\infty$ |
| minus infinity | 1 | all 1 s | 0 | $-\infty$ |
| quiet NaN | 0 or 1 | all 1 s | $\neq 0$; first bit $=1$ | qNaN |
| signaling NaN | 0 or 1 | all 1 s | $\neq 0$; first bit $=0$ | sNaN |
| positive normal nonzero | 0 | $0<\mathrm{e}<2047$ | f | $2^{-1023}(1 . f)$ |
| negative normal nonzero | 1 | $0<\mathrm{e}<2047$ | f | $-2^{e-1023}(1 . f)$ |
| positive subnormal | 0 | 0 | $f \neq 0$ | $2^{e-1022}(0 . f)$ |
| negative subnormal | 1 | 0 | $\mathrm{f} \neq 0$ | $-2^{-1022}(0 . f)$ |

(b) binary64 format

## Interpretation of IEEE 754 Floating-Point Numbers (3 of 3)

|  | Sign | Biased Exponent | Fraction | Value |
| :---: | :---: | :---: | :---: | :---: |
| positive zero | 0 | 0 | 0 | 0 |
| negative zero | 1 | 0 | 0 | -0 |
| plus infinity | 0 | all 1 s | 0 | $\infty$ |
| minus infinity | 1 | all 1 s | 0 | $-\infty$ |
| quiet NaN | 0 or 1 | all 1 s | $\neq 0$; first bit $=1$ | qNaN |
| signaling NaN | 0 or 1 | all 1 s | $\neq 0$; first bit $=0$ | sNaN |
| positive normal nonzero | 0 | all 1 s | $f$ | $2^{e-16383}(1 . f)$ |
| negative normal nonzero | 1 | all 1 s | $f$ | $-2^{e-16383}(1 . f)$ |
| positive subnormal | 0 | 0 | $f \neq 0$ | $2^{e-16383}(0 . f)$ |
| negative subnormal | 1 | 0 | $f \neq 0$ | $-2^{-16383}(0 . f)$ |

(c) binary 128 format

## Floating-Point Numbers and Arithmetic Operations

| Floating-Point Numbers | Arithmetic Operations |
| :--- | :--- |
| $X=X_{S} \times B^{X_{E}}$ | $X+Y=\left(X_{S} \times B^{X_{E}-Y_{E}}+Y_{S}\right) \times B^{Y} E$ |
| $Y=Y_{S} \times B^{Y}$ | $X-Y=\left(X_{S} \times B^{\left.X_{E}-Y_{E}-Y_{S}\right) \times B^{Y} E}\right\}$ |
|  | $X \times Y=\left(X_{S} \times Y_{S}\right) \times B^{X_{E}+Y_{E}}$ |
|  | $\frac{X}{Y}=\left(\frac{X_{S}}{Y_{S}}\right) \times Y_{E}$ |
|  |  |

## Examples:

$X=0.3 \times 10^{2}=30$
$Y=0.2 \times 10^{3}=200$
$X+Y=\left(0.3 \times 10^{2-3}+0.2\right) \times 10^{3}=0.23 \times 10^{3}=230$
$X-Y=\left(0.3 \times 10^{2-3}-0.2\right) \times 10^{3}=(-0.17) \times 10^{3}=-170$
$X \times Y=(0.3 \times 0.2) \times 10^{2+3}=0.06 \times 10^{5}=6000$
$X \div Y=(0.3 \div 0.2) \times 10^{2-3}=1.5 \times 10^{-1}=0.15$

## Floating-Point Addition and Subtraction

(Z


## Floating-Point Multiplication $(\mathbf{Z} \leftarrow \mathbf{X} \pm \mathbf{Y})$



## Floating-Point Division $(\mathbf{Z} \leftarrow \mathbf{X} / \mathbf{Y})$



## The Use of Guard Bits

| $\begin{array}{rll} x & =1.000 \ldots .00 & 2^{1} \\ -y & =0.111 \ldots . \ldots 11 & 2^{1} \\ z & =0.000 \ldots .01 & 2^{1} \\ & =1.000 \ldots . \ldots 0 & 2^{-22} \end{array}$ | $\begin{array}{rlr} x & =.100000 & 16^{1} \\ -y & =.0 F F F F F & 16^{1} \\ z & =.000001 & 16^{1} \\ & =.100000 & 16^{-4} \end{array}$ |
| :---: | :---: |
| (a) Binary example, without guard bits | (c) Hexadecimal example, without guard bits |
| $\begin{array}{rlrl} x & =1.000 \ldots . \ldots 0000 & 2^{1} \\ -y & =0.111 \ldots . \ldots 11 & 1000 & 2^{1} \\ z & =0.000 \ldots .001000 & 2^{1} \\ & =1.000 \ldots . \ldots 00000 & 2^{-23} \\ \hline \end{array}$ | $\begin{array}{rlrl} x & =.100000 & 00 & 16^{1} \\ -y & =.0 \text { FFFFF F0 } & 16^{1} \\ z & =.00000010 & 16^{1} \\ & =.10000000 & 16^{-5} \end{array}$ |

(b) Binary example, with guard bits
(d) Hexadecimal example, with guard bits

## Precision Considerations

## Rounding

- IEEE standard approaches:
- Round to nearest:
- The result is rounded to the nearest representable number.
- Round toward $+\infty$ :
- The result is rounded up toward plus infinity.
- Round toward - $\infty$ :
- The result is rounded down toward negative infinity.
- Round toward 0 :
- The result is rounded toward zero.


## Interval Arithmetic

- Provides an efficient method for monitoring and controlling errors in floating-point computations by producing two values for each result
- The two values correspond to the lower and upper endpoints of an interval that contains the true result
- The width of the interval indicates the accuracy of the result
- If the endpoints are not representable then the interval endpoints are rounded down and up respectively
- If the range between the upper and lower bounds is sufficiently narrow then a sufficiently accurate result has been obtained
- Minus infinity and rounding to plus are useful in implementing interval arithmetic


## Truncation

- Round toward zero
- Extra bits are ignored
- Simplest technique
- A consistent bias toward zero in the operation
- Serious bias because it affects every operation for which there are nonzero extra bits


## IEEE Standard for Binary Floating-Point Arithmetic

## Infinity

Is treated as the limiting case of real arithmetic, with the infinity values given the following interpretation:
$-\infty<$ (every finite number) $<+\infty$
For example:

$$
\begin{aligned}
& 5+(+\infty)=+\infty \\
& 5-(+\infty)=-\infty \\
& 5+(-\infty)=-\infty \\
& 5-(-\infty)=+\infty \\
& 5 *(+\infty)=+\infty
\end{aligned}
$$

$$
\begin{array}{ll}
5 \div(+\infty) & =+0 \\
(+\infty)+(+\infty) & =+\infty \\
(-\infty)+(-\infty) & =-\infty \\
(-\infty)-(+\infty) & =-\infty \\
(+\infty)-(-\infty) & =+\infty
\end{array}
$$

## Operations that Produce a Quiet NaN

| Operation | Quiet NaN Produced By |
| :---: | :---: |
| Any | Any operation on a signaling NaN |
| Add or subtract | Magnitude subtraction of infinities: $\begin{aligned} & (+\infty)+(-\infty) \\ & (-\infty)+(+\infty) \\ & (+\infty)-(+\infty) \\ & (-\infty)-(-\infty) \end{aligned}$ |
| Multiply | $0 \times \infty$ |
| Division | $\frac{0}{0} \text { or } \frac{\infty}{\infty}$ |
| Remainder | $x$ REM 0 or $\infty$ REM $y$ |
| Square root | $\sqrt{x}$, where $x<0$ |

## The Effect of IEEE 754 Subnormal Numbers



0
(a) 32-bit format without subnormal numbers

(b) 32-bit format with subnormal numbers

